

Problemas y ampliación de temas: Arquitectura de routers

Jorge García Vidal

PIAM, Jorge García Vidal


Problema

- Supongamos que en los algoritmos de lookup, los tiempos vienen dados por los tiempos de acceso a memoria.
- Supongamos:
 - SRAM, tamaño < 100 KB, $t = 5\text{ns}$
 - DRAM, $t = 50\text{ns}$
- Queremos saber hasta qué punto escalarán los sistemas que estemos considerando

PIAM, Jorge García Vidal

Caso 1: Switch ethernet

Supongamos que un único elemento de proceso es responsable del L2@ lookup. El switch tiene N puertos fast-ethernet. El método de lookup es el mostrado en la figura. Podemos soportar hasta 1024 direcciones MAC distintas. Queremos tener $p(\text{Colisión}) < 1\%$. ¿Cuánto valdrá h?




PIAM, Jorge García Vidal

Caso 2: IP lookup

Supongamos que un único elemento de proceso es responsable del IP lookup. El router tiene N puertos fast-ethernet. El método de IP lookup es el mostrado en la figura.

Binary Trie

- a : 0*
- b : 01000*
- c : 011*
- d : 1*
- e : 100*
- f : 1100*
- g : 1101*
- h : 1110*
- i : 1111*




PIAM, Jorge García Vidal


Caso 3: IP lookup optimizado

Supongamos que un único elemento de proceso es responsable del IP lookup. El router tiene N puertos fast-ethernet. El método de IP lookup es el mostrado en la figura. Stride = 8 (CEF).


Multibit Trie



IP lookup




IP lookup



Most prefixes are 24-bits or shorter


PIAM, Jorge García Vidal

Caso 4: IP lookup



Shared Mem Routers (Cisco terminology)

- Cisco 1600, 2500, 4000, 4500 and 4700
- Architecture: CPU, Main Memory and Interfaces
- Use System buffers for packet buffering




PIAM, Jorge García Vidal

Shared Memory Routers

- The CPU is responsible for executing all the switching methods; there are no offload processors involved
- Cisco 1600, 2500: Motorola 68000
- Cisco 4500, 4700: RISC MIP
- "Shared Memory" is not a convenient name.


PIAM, Jorge García Vidal

Shared Memory Routers



PIAM, Jorge García Vidal

SMR: Receiving the pkt




The interface copies the packet into a buffer in the receive ring using DMA

The media controller changes ownership of the pkt buffer to the processor and issues an interrupt to the CPU

The CPU removes the incoming pkt and removes the pkt buffer of the receive ring

PIAM, Jorge García Vidal


SMR: Switching the pkt



After the receive ring is replenished, the CPU begins switching the pkt. IOS attempts to switch using the fastest method configured on the interface: CEF, FS or PS

PIAM, Jorge García Vidal

SMR: Transmitting the pkt



The pkt is placed in the Tx ring.

The Output interface periodically polls its tx ring. As soon as the media controller detects a pkt, it copies the pkt onto the network media and raises a Tx interrupt to the processor.

The CPU unlinks the pkt buffer from the transmit ring and returns the buffer to the pool of buffers from which it came

PIAM, Jorge García Vidal