


Arquitectura de routers


Jorge García Vidal

PIAM, Jorge García Vidal

Intro



PC, ws



Router, switch




PDA

Networking equipment

How can we implement networking software/hardware?


PIAM, Jorge García Vidal

Intro: Hosts



PIAM, Jorge García Vidal

Intro: Router



PIAM, Jorge García Vidal

(De N. McKeown)


Intro Router

- "Wireline speed": el router puede encaminar un tren de paquetes consecutivos de tamaño mínimo (ej: 40 Bytes, 64 Bytes)

- | | |
|-------------------------------------|---------------------|
| • 1 Mbps => 512/N μ s | 12 años |
| • 10 Mbps => 51.2/N μ s | 1 año |
| • 100 Mbps => 5.1/N μ s | 1 $\frac{1}{2}$ mes |
| • 2.5 Gbps => 205 ns | 2 días |
| • 10 Gbps => 51.2 ns | 1/2 día |
| • 40 Gbps => 12.8 ns | 2 $\frac{1}{2}$ h |
| • DRAM (Random access time) = 60 ns | 1/2 día |
| • SRAM = 5 ns | 1 h |

PIAM, Jorge García Vidal

Router Structures




Typically <0.5Gb/s aggregate capacity

PIAM, Jorge García Vidal

(De N. McKeown)

Router Structures




Typically <5Gb/s aggregate capacity

PIAM, Jorge García Vidal

(De N. McKeown)

Router Structures




Typically <50Gb/s aggregate capacity

PIAM, Jorge García Vidal

(De N. McKeown)

Router Structures



Next generation systems. Problem, how to integrate optic/electronic subsystems?

PIAM, Jorge García Vidal

Algunos de los routers más rápidos...




Cisco CRS

Juniper T640

PIAM, Jorge García Vidal

Los routers más comunes...



J-series

PIAM, Jorge García Vidal

Router Structures


Growth in capacity of commercial routers:

- Capacity 1992 ~ 2Gb/s
- Capacity 1995 ~ 10Gb/s
- Capacity 1998 ~ 40Gb/s
- Capacity 2001 ~ 160Gb/s
- Capacity 2003 ~ 640Gb/s

Average growth rate: 2.2x / 18 months.


PIAM, Jorge García Vidal

Routers, LAN switches, WAN switches



PIAM, Jorge García Vidal


Routers



PIAM, Jorge García Vidal

Packet Buffers

- El ancho de banda (Bw) necesario depende de la posición del packet buffer. En cualquier caso es proporcional a la velocidad de transmisión




PIAM, Jorge García Vidal

L2 Address Lookup

Exact Matches in Ethernet Switches

Hashing




- Use a pseudo-random hash function (relatively insensitive to actual function)
- Bucket linearly searched (or could be binary search, etc.)
- Leads to unpredictable number of memory references

PIAM, Jorge García Vidal

(De N. McKeown)


IP lookup



Most prefixes are 24-bits or shorter

PIAM, Jorge García Vidal


IP lookup



PIAM, Jorge García Vidal


(De N. McKeown)

I/O Bus



PIAM, Jorge García Vidal

Crossbars & Switch Fabric Scheduling




- Crossbar allows multiple cells to pass in parallel to distinct outputs
- Datapath is the *easy* part
- Scheduler arbitrates access to outputs

PIAM, Jorge García Vidal

(De J. Turner)

Shared Mem Routers (Cisco terminology)

- Cisco 1600, 2500, 4000, 4500 and 4700
- Architecture: CPU, Main Memory and Interfaces
- Use System buffers for packet buffering




PIAM, Jorge García Vidal

Shared Memory Routers

- The CPU is responsible for executing all the switching methods; there are no offload processors involved
- Cisco 1600, 2500: Motorola 68000
- Cisco 4500, 4700: RISC MIP
- "Shared Memory" is not a convenient name.


PIAM, Jorge García Vidal

Shared Memory Routers



PIAM, Jorge García Vidal

SMR: Receiving the pkt




The interface copies the packet into a buffer in the receive ring using DMA

The media controller changes ownership of the pkt buffer to the processor and issues an interrupt to the CPU

The CPU removes the incoming pkt and removes the pkt buffer of the receive ring

PIAM, Jorge García Vidal


SMR: Switching the pkt



After the receive ring is replenished, the CPU begins switching the pkt. IOS attempts to switch using the fastest method configured on the interface: CEF, FS or PS

PIAM, Jorge García Vidal

SMR: Transmitting the pkt



The pkt is placed in the Tx ring.

The Output interface periodically polls its tx ring. As soon as the media controller detects a pkt, it copies the pkt onto the network media and raises a Tx interrupt to the processor.

The CPU unlinks the pkt buffer from the transmit ring and returns the buffer to the pool of buffers from which it came

PIAM, Jorge García Vidal